caab0c6f0c1710f21c5fc93aa8988cc7650782a0
Chip-dat/renesas-dat/MT1716-dat/MT1716-dat.md
| ... | ... | @@ -0,0 +1,20 @@ |
| 1 | + |
|
| 2 | + |
|
| 3 | +# MT1716-dat |
|
| 4 | + |
|
| 5 | +- [[renesas-dat]] - [[MT1716-dat]] - [[PPL-dat]] - [[frequency-dat]] - [[Digital-Synthesizer-dat]] - [[CLOCK-SYNTHESIZER-dat]] - [[clock-dat]] |
|
| 6 | + |
|
| 7 | + |
|
| 8 | +SERIAL PROGRAMMABLE PCI SS VERSACLOCK SYNTHESIZER |
|
| 9 | + |
|
| 10 | +https://www.renesas.com/en/document/dst/mk1716-01-datasheet?r=7549 |
|
| 11 | + |
|
| 12 | +The MK1716-01 is a versatile serial programmable clock source which takes up very little board space. |
|
| 13 | + |
|
| 14 | +The device can simultaneously generate two groups of 4 output clocks and a reference clock output. Both clock groups (CLKA and CLKB) are derived from a single PLL, and have the ability to incorporate Spread Spectrum frequency modulation for reduced system EMI. Each group has control of independent PLL output divide values. Outputs may be programmed on the fly, and will lock to a new frequency in 10 ms or less. |
|
| 15 | + |
|
| 16 | + |
|
| 17 | + |
|
| 18 | +## ref |
|
| 19 | + |
|
| 20 | + |
Chip-dat/renesas-dat/renesas-dat.md
| ... | ... | @@ -5,6 +5,11 @@ |
| 5 | 5 | - [[da14585-dat]] - [[da14580-dat]] - [[dialog-dat]] |
| 6 | 6 | |
| 7 | 7 | |
| 8 | +- [[renesas-dat]] - [[MT1716-dat]] - [[PPL-dat]] - [[frequency-dat]] - [[Digital-Synthesizer-dat]] - [[CLOCK-SYNTHESIZER-dat]] - [[clock-dat]] |
|
| 9 | + |
|
| 10 | + |
|
| 11 | + |
|
| 12 | + |
|
| 8 | 13 | ## RS232 |
| 9 | 14 | HIN202E, HIN206E, HIN207E, HIN208E, HIN211E, HIN213E, HIN232E |
| 10 | 15 | ±15kV, ESD-Protected, +5V Powered, RS-232 Transmitters/Receivers |
Chip-dat/sipex-dat/SP6649-dat/2026-06-15-17-49-04.png
| ... | ... | Binary files /dev/null and b/Chip-dat/sipex-dat/SP6649-dat/2026-06-15-17-49-04.png differ |
Chip-dat/sipex-dat/SP6649-dat/SP6649-dat.md
| ... | ... | @@ -0,0 +1,31 @@ |
| 1 | + |
|
| 2 | + |
|
| 3 | +# SP6649-dat |
|
| 4 | + |
|
| 5 | +- [[SP6649-dat]] - [[sipex-dat]] - [[dcdc-boost-dat]] |
|
| 6 | + |
|
| 7 | +datasheet == [[SP6649.pdf]] |
|
| 8 | + |
|
| 9 | +Ultra-low Quiescent Current, High Efficiency Boost DC-DC Regulator |
|
| 10 | + |
|
| 11 | +The SP6649 is an ultra-low quiescent current, high efficiency step-up DC-DC converter ideal for single and dual cell alkaline, or Li-Ion battery applications such as digital still cameras, PDA’s, MP3 players, and other portable devices. The SP6649 combines the high delivery associated with PWM control, and the low quiescent current and excellent light-load efficiency of PFM control. |
|
| 12 | + |
|
| 13 | +The SP6649 features 12μA quiescent current, synchronous rectification, a 0.3 charging switch, anti-ringing inductor switch, programmable low battery detect, under-voltage lockout and programmable inductor peak current. The device can be controlled by a 1nA active LOW shutdown pin. |
|
| 14 | + |
|
| 15 | +FEATURES |
|
| 16 | +- UItra-low 12μA Quiescent Current 700mA Output Current at 2.6Vin, 3.3VouT1 94% Efficiency Posible |
|
| 17 | +- Wide Input Voltage Range: 0.85V to 4.5V |
|
| 18 | +- 3.3V Fixed Output and adjustable 2.5V to 5.0V Output Range |
|
| 19 | +- Internal Synchronous Rectifier for High Effiency |
|
| 20 | +- 0.3 Charging Switch, 0.3 Synchro-nous Rectifier |
|
| 21 | +- Anti-Ringing Inductor Switch |
|
| 22 | +- 1 Programmable Inductor Peak Current 1 Logic Shutdown Control |
|
| 23 | +- Under Voltage Lock-Out, 0.62V1 Programmable Low Battery Detect 1 Small 10 pin MSOP Package |
|
| 24 | + |
|
| 25 | + |
|
| 26 | + |
|
| 27 | + |
|
| 28 | + |
|
| 29 | +## ref |
|
| 30 | + |
|
| 31 | + |
Chip-dat/sipex-dat/SP6649-dat/SP6649.pdf
| ... | ... | Binary files /dev/null and b/Chip-dat/sipex-dat/SP6649-dat/SP6649.pdf differ |
Chip-dat/sipex-dat/sipex-dat.md
Circuits-dat/Digital-Synthesizer-dat/Digital-Synthesizer-dat.md
| ... | ... | @@ -3,3 +3,4 @@ |
| 3 | 3 | |
| 4 | 4 | AD9858 - 1 GSPS Direct Digital Synthesizer |
| 5 | 5 | |
| 6 | +- [[PPL-dat]] - [[frequency-dat]] - [[Digital-Synthesizer-dat]] - [[CLOCK-SYNTHESIZER-dat]] - [[clock-dat]] |
|
| ... | ... | \ No newline at end of file |
Circuits-dat/PPL-dat/PPL-dat.md
| ... | ... | @@ -3,7 +3,7 @@ |
| 3 | 3 | |
| 4 | 4 | |
| 5 | 5 | |
| 6 | - |
|
| 6 | +- [[PPL-dat]] - [[frequency-dat]] - [[Digital-Synthesizer-dat]] - [[CLOCK-SYNTHESIZER-dat]] - [[clock-dat]] |
|
| 7 | 7 | |
| 8 | 8 | ## chip |
| 9 | 9 |
Circuits-dat/logic-dat/logic-dat.md
| ... | ... | @@ -7,7 +7,7 @@ |
| 7 | 7 | |
| 8 | 8 | |
| 9 | 9 | |
| 10 | -- [[logic-gate-dat]] - [[shift-register-dat]] - [[buffer-dat]] - [[logic-inverter-dat/logic-inverter-dat/logic-inverter-dat]] |
|
| 10 | +- [[logic-gate-dat]] - [[shift-register-dat]] - [[buffer-dat]] - [[logic-inverter-dat]] |
|
| 11 | 11 | |
| 12 | 12 | - [[flipflop-dat]] - [[counter-dat]] - [[decoder-dat]] - [[mux-dat]] - [[shiftreg-dat]] - [[pll-dat]] - [[timing-dat]] - [[voltage-level-dat]] - [[adc-dat]] - [[dac-dat]] - [[op-amp-dat]] - [[sensor-interface-dat]] - [[driver-software-dat]] - [[motor-driver-dat]] - [[led-driver-dat]] - [[relay-driver-dat]] - [[amplifier-audio-dat]] - [[power-amplifier-dat]] |
| 13 | 13 |
Network-dat/frequency-dat/frequency-dat.md
| ... | ... | @@ -2,6 +2,9 @@ |
| 2 | 2 | # frequency-dat |
| 3 | 3 | |
| 4 | 4 | |
| 5 | +- [[PPL-dat]] - [[frequency-dat]] - [[Digital-Synthesizer-dat]] - [[CLOCK-SYNTHESIZER-dat]] - [[clock-dat]] |
|
| 6 | + |
|
| 7 | + |
|
| 5 | 8 | - [[VSWR-dat]] - [[bands-dat]] - [[frequency-dat]] |
| 6 | 9 | |
| 7 | 10 |
Tech-dat/clock-dat/CLOCK-SYNTHESIZER-dat/CLOCK-SYNTHESIZER-dat.md
| ... | ... | @@ -0,0 +1,17 @@ |
| 1 | + |
|
| 2 | + |
|
| 3 | +# CLOCK-SYNTHESIZER-dat |
|
| 4 | + |
|
| 5 | + |
|
| 6 | +- [[PPL-dat]] - [[frequency-dat]] - [[Digital-Synthesizer-dat]] - [[CLOCK-SYNTHESIZER-dat]] - [[clock-dat]] |
|
| 7 | + |
|
| 8 | + |
|
| 9 | + |
|
| 10 | +- [[renesas-dat]] - [[MT1716-dat]] |
|
| 11 | + |
|
| 12 | + |
|
| 13 | + |
|
| 14 | + |
|
| 15 | + |
|
| 16 | +## ref |
|
| 17 | + |
Tech-dat/clock-dat/clock-dat.md
| ... | ... | @@ -1,7 +1,9 @@ |
| 1 | 1 | |
| 2 | 2 | # clock-dat |
| 3 | 3 | |
| 4 | -- [[PPL-dat]] |
|
| 4 | +- [[PPL-dat]] - [[frequency-dat]] - [[Digital-Synthesizer-dat]] - [[CLOCK-SYNTHESIZER-dat]] - [[clock-dat]] |
|
| 5 | + |
|
| 6 | + |
|
| 5 | 7 | |
| 6 | 8 | ## clock generator |
| 7 | 9 |
Tech-dat/tech-dat.md
| ... | ... | @@ -7,7 +7,7 @@ |
| 7 | 7 | |
| 8 | 8 | - [[board-dat]] - [[board-new-dat]] - [[chip-dat]] - [[chip-cn-dat]] - [[glob-top-dat]] |
| 9 | 9 | |
| 10 | -- [[app-dat]] - [[rc-apps-dat]] - [[rc-boat-dat]] - [[rc-rover-dat]] - [[rc-dat]] - [[rc-hack-dat]] - [[hack-dat]] - [[light-dat]] - [[power-bank-dat]] |
|
| 10 | +- [[app-dat]] - [[rc-apps-dat]] - [[rc-boat-dat]] - [[rc-rover-dat]] - [[rc-dat]] - [[rc-hack-dat]] - [[hack-dat]] - [[light-dat]] - [[power-bank-dat]] - [[power-adapter-dat]] |
|
| 11 | 11 | |
| 12 | 12 | - [[circuits-dat]] |
| 13 | 13 |
app-dat/power-adapter-dat/2026-06-15-17-44-25.png
| ... | ... | Binary files /dev/null and b/app-dat/power-adapter-dat/2026-06-15-17-44-25.png differ |
app-dat/power-adapter-dat/2026-06-15-17-45-41.png
| ... | ... | Binary files /dev/null and b/app-dat/power-adapter-dat/2026-06-15-17-45-41.png differ |
app-dat/power-adapter-dat/power-adapter-dat.md
| ... | ... | @@ -0,0 +1,22 @@ |
| 1 | + |
|
| 2 | + |
|
| 3 | +# power-adapter-dat |
|
| 4 | + |
|
| 5 | +- [[power-bank-dat]] - [[power-adapter-dat]] - [[power-dat]] - [[acdc-dat]] |
|
| 6 | + |
|
| 7 | + |
|
| 8 | + |
|
| 9 | + |
|
| 10 | +## build |
|
| 11 | + |
|
| 12 | + |
|
| 13 | + |
|
| 14 | + |
|
| 15 | + |
|
| 16 | +- [[SP6649-dat]] - [[sipex-dat]] |
|
| 17 | + |
|
| 18 | + |
|
| 19 | + |
|
| 20 | +## ref |
|
| 21 | + |
|
| 22 | + |
power-dat/DCDC-dat/dcdc-boost-dat/dcdc-boost-dat.md
| ... | ... | @@ -40,6 +40,11 @@ high power - [[OPMS080-dat]] |
| 40 | 40 | |
| 41 | 41 | - [[HT7181-dat]] - [[dcdc-boost-dat]] - [[heroic-dat]] == 14A |
| 42 | 42 | |
| 43 | +- [[SP6649-dat]] - [[sipex-dat]] - [[dcdc-boost-dat]] |
|
| 44 | + |
|
| 45 | + |
|
| 46 | + |
|
| 47 | + |
|
| 43 | 48 | ## compare |
| 44 | 49 | |
| 45 | 50 | | model | description | peripherals | type | |