Chip-dat/xilinx-dat/2025-10-03-14-49-14.png
... ...
Binary files /dev/null and b/Chip-dat/xilinx-dat/2025-10-03-14-49-14.png differ
Chip-dat/xilinx-dat/2025-10-03-14-49-46.png
... ...
Binary files /dev/null and b/Chip-dat/xilinx-dat/2025-10-03-14-49-46.png differ
Chip-dat/xilinx-dat/xilinx-dat.md
... ...
@@ -5,6 +5,36 @@ HW-USB-II-G == Platform Cable USB II == EEPROM, FPGA, PLD - Programmer (In-Circu
5 5
6 6
- [[AMD-dat]]
7 7
8
+
9
+
10
+
11
+XC7Z045-1FFG900I - IC SOC CORTEX-A9 667MHZ 900FCBGA
12
+
13
+
14
+Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Kintex™-7 FPGA, 350K Logic Cells 667MHz 900-FCBGA (31x31)
15
+
16
+
17
+
18
+
19
+[Zynq-7000 SoC Data Sheet: Overview](https://docs.amd.com/v/u/en-US/ds190-Zynq-7000-Overview)
20
+
21
+
22
+## FPGA
23
+
24
+[7 Series FPGAs Data Sheet: Overview](https://docs.amd.com/v/u/en-US/ds180_7Series_Overview)
25
+
26
+XC7A200T - FPGA - Field Programmable Gate Array XC7A200T-1FFG1156I
27
+
28
+![](2025-10-03-14-49-14.png)
29
+
30
+### Artix-7 FPGA Feature Summary
31
+
32
+![](2025-10-03-14-49-46.png)
33
+
34
+
35
+
8 36
## ref
9 37
38
+- [[CPU-dat]]
39
+
10 40
- [[chip-dat]]
... ...
\ No newline at end of file
Home.md
... ...
@@ -35,7 +35,9 @@
35 35
36 36
- [[SDK-DAT]] - [[RPI-SDK-dat]] - [[ESP-SDK-dat]] - [[camera-sdk-dat]] - [[display-sdk-dat]] - [[arduino-ide-dat]] - [[MDK-ARM-dat]]
37 37
38
-- [[PCB-dat]] - [[fab-dat]] - [[fab-PCB-dat]] - [[fab-PCBA-dat]] - [[fab-stencil-dat]]
38
+- [[PCB-dat]] - [[PCB-design-dat]]
39
+
40
+- [[fab-dat]] - [[fab-PCB-dat]] - [[fab-PCBA-dat]] - [[fab-stencil-dat]]
39 41
40 42
41 43
PCB-dat/PCB-design-dat/PCB-design-dat.md
... ...
@@ -1,6 +1,8 @@
1 1
2 2
# PCB-design-dat
3 3
4
+- [[PCB-dat]] - [[PCB-design]] - [[PCB]]
5
+
4 6
- [[footprint-dat]] - [[thermal-disppation-dat]] - [[heatsink-dat]] - [[PCB-installation-dat]]
5 7
6 8
- [[PCB-layout-dat]] - [[PCB-trace-dat]]
Tech-dat/MCU-dat/FPGA-dat/FPGA-dat.md
... ...
@@ -1,6 +1,9 @@
1 1
# FPGA-dat
2 2
3
-XC7A200T
3
+
4
+- [[xilinx-dat]]
5
+
6
+
4 7
5 8
A3PE1500-PQG208 - ProASIC3E Field Programmable Gate Array (FPGA) IC 147 276480 208-BFQFP
6 9
https://www.digikey.com/en/products/detail/microchip-technology/A3PE1500-PQG208/2744984
... ...
@@ -9,6 +12,14 @@ https://www.digikey.com/en/products/detail/microchip-technology/A3PE1500-PQG208/
9 12
10 13
- [[microchip-dat]] - [A3PE1500 == Ultra Low Density FPGAs](https://www.microchip.com/en-us/product/a3pe1500)
11 14
15
+
16
+
17
+
18
+
19
+
20
+
21
+
22
+
12 23
## codes
13 24
14 25
https://github.com/Edragon/FPGA_EP4
Tech-dat/processer-dat/CPU-dat/CPU-dat.md
... ...
@@ -6,7 +6,23 @@
6 6
晶晨 S905L3A 芯片
7 7
8 8
9
-## rank
9
+
10
+## SOC
11
+
12
+- [[ARM-dat]] - [[cortex-A9-dat]] - [[Xilinx-dat]]
13
+
14
+
15
+
16
+
17
+
18
+
19
+## PC CPU rank
10 20
11 21
Intel Xeon E5-2630 v4 @ 2.20GHz - 11,486
12 22
i5-520M == 1,727
23
+
24
+
25
+
26
+## ref
27
+
28
+- [[FPGA-dat]]
... ...
\ No newline at end of file
power-dat/DC-dat/LDO-dat/LDO-dat.md
... ...
@@ -105,6 +105,10 @@ TPS7A89 == Small, Dual, 2-A, Low-Noise (3.8 μVRMS), LDO Voltage Regulator
105 105
MC7800, MC7800A, MC7800AE, NCV7800 == Voltage Regulators – Positive 1.0 A
106 106
107 107
108
+LM109,LM309 == LM109/LM309 5-Volt Regulator
109
+
110
+
111
+
108 112
109 113
## ref
110 114