Board/NWI/NWI1059-dat/NWI1059-dat.md
... ...
@@ -1,6 +1,4 @@
1
-
2
-# NWI1059-dat
3
-
1
+# NWI1059-dat
4 2
5 3
The ESP-12F WiFi module was developed by Ai-Thinker Technology. The core processor ESP8266 integrates the industry-leading Tensilica L106 ultra-low-power 32-bit micro MCU in a small package with 16-bit Lite mode, clocked at Supports 80 MHz and 160 MHz, supports RTOS, and integrates Wi-Fi MAC/BB/RF/PA/LNA.
6 4
... ...
@@ -16,24 +14,107 @@ In another case, the ESP8266 is responsible for wireless Internet access. When i
16 14
17 15
The ESP8266's powerful on-chip processing and storage capabilities allow it to integrate sensors and other application-specific devices through the GPIO port, minimizing system resources during minimal up-front development and operation.
18 16
19
-## Dimension and Pins
17
+## Dimension and Pins
20 18
21 19
![](2023-10-30-16-27-30.png)
22 20
23
-## peripheral schematic
21
+## Features
22
+
23
+- The smallest 802.11b/g/n Wi-Fi SOC module
24
+- Low power 32-bit CPU, can also serve as the application processor
25
+- Up to 160MHz clock speed
26
+- Built-in 10 bit high precision ADC
27
+- Supports UART/GPIO/IIC/PWM/ADC
28
+- SMD-22 package for easy welding
29
+- Integrated Wi-Fi MAC/BB/RF/PA/LNA
30
+- Support multiple sleep patterns. Deep sleep current as low as 20uA
31
+- UART baud rate up to 4Mbps
32
+- Embedded LWIP protocol stack
33
+- Supports STA/AP/STA + AP operation mode
34
+- Support Smart Config/AirKiss technology
35
+- Supports remote firmware upgrade (FOTA)
36
+- General AT commands can be used quickly
37
+- Support for the two development, integration of windows, Linux development environment Ai
38
+
39
+## Product Specification
40
+
41
+| Specs | - |
42
+| ---------------------- | -------------------------------------------------------------------------------------------------------------------------------------------------- |
43
+| Module Model E | SP-12F |
44
+| Package | SMD22 |
45
+| Size | 24*16*3(±0.2)mm |
46
+| Certification | FCCǃCEǃICǃREACHǃRoHS |
47
+| SPI Flash Default | 32Mbit |
48
+| Interface | UART/GPIO/ADC/PWM |
49
+| IO Port | 9 |
50
+| UART Baud rate Support | 300 ~ 4608000 bps ˈDefault 115200 bps |
51
+| Frequency Range | 2412 ~ 2484MHz |
52
+| Antenna | PCB Antenna |
53
+| Transmit Power | - 802.11b: 16±2 dBm (@11Mbps) - 802.11g: 14±2 dBm (@54Mbps) - 802.11n: 13±2 dBm (@HT20, MCS7) |
54
+| Receiving Sensitivity | - CCK, 1 Mbps : -90dBm - CCK, 11 Mbps: -85dBm - 6 Mbps (1/2 BPSK): -88dBm - 54 Mbps (3/4 64-QAM): -70dBm - HT20, MCS7 (65 Mbps, 72.2 Mbps): -67dBm |
55
+| Power | - (Typical Values) - Continuous Transmission=>Average˖~71mAˈPeak˖ - 500mA - Modem Sleep: ~20mA - Light Sleep: ~2mA - Deep Sleep: ~0.02mA |
56
+| Security | WEP/WPA-PSK/WPA2-PSK |
57
+| Power Supply Voltage | 3.0V ~ 3.6VˈTypical 3.3VˈCurrent >500mA |
58
+| Operating Temperature | -20 C ~ 85 C |
59
+| Storage Environment | -40 C ~ 85 C , < 90%RH |
60
+
61
+## Pin Definition
62
+
63
+![](2023-10-30-16-33-38.png)
64
+
65
+| No. | Pin Name | Functional Description |
66
+| --- | -------- | ------------------------------------------------------------------- |
67
+| 1 | RST | Reset Pin, Active Low |
68
+| 2 | ADC | AD conversion, Input voltage range 0~1V, the value range is 0~1024. |
69
+| 3 | EN | Chip Enabled Pin, Active High |
70
+| 4 | IO16 | Connect with RST pin to wake up Deep Sleep |
71
+| 5 | IO14 | GPIO14; HSPI_CLK |
72
+| 6 | IO12 | GPIO12; HSPI_MISO |
73
+| 7 | IO13 | GPIO13; HSPI_MOSI; UART0_CTS |
74
+| 8 | VCC | Module power supply pin, Voltage 3.0V ~ 3.6V |
75
+| 9 | GND | GND |
76
+| 10 | IO15 | GPIO15; MTDO; HSPICS; UART0_RTS |
77
+| 11 | IO2 | GPIO2; UART1_TXD |
78
+| 12 | IO0 | GPIO0;HSPI_MISO;I2SI_DATA |
79
+| 13 | IO4 | GPIO4 |
80
+| 14 | IO5 | GPIO5;IR_R |
81
+| 15 | RXD | UART0_RXD; GPIO3 |
82
+| 16 | TXD | UART0_TXD; GPIO1 |
83
+
84
+## Boot Mode
85
+
86
+Description of the ESP series module boot mode
87
+
88
+| Mode | CH_PD(EN) | RST | GPIO15 | GPIO0 | GPIO2 | TXD0 |
89
+| ------------- | --------- | ---- | ------ | ----- | ----- | ---- |
90
+| Download mode | high | high | low | low | high | high |
91
+| Running mode | high | high | low | high | high | high |
92
+
93
+- Notes: Some of the pins inside the module have been pulled or pulled down, please
94
+ refer to the schematic diagram.
95
+
96
+## reflow profile
97
+
98
+![](2023-10-30-16-37-34.png)
99
+
100
+
101
+## peripheral schematic
102
+
103
+Application circuit
24 104
25
-- CHPD - pull up
26
-- IO2 - pull up
27
-- IO0 - pull up - press down button
28
-- IO15 - pull down
29
-- Reset - press down button
30
-- ADC -voltage divider ladder
31 105
106
+- CHPD - pull up
107
+- IO2 - pull up
108
+- IO0 - pull up - press down button
109
+- IO15 - pull down
110
+- Reset - press down button
111
+- ADC -voltage divider ladder
32 112
113
+![](2023-10-30-16-38-11.png)
33 114
34 115
![](2023-10-30-16-21-51.png)
35 116
117
+## SCH
36 118
37
-## SCH
38
-
39
-![](2023-10-30-16-23-39.png)
... ...
\ No newline at end of file
0
+![](2023-10-30-16-40-03.png)
1
+![](2023-10-30-16-23-39.png)