Board-dat/Board-DAT.md
... ...
@@ -143,6 +143,9 @@ see more ESP32 apps at NWI section
143 143
144 144
- [[IDD1013-DAT]] - [[IDD1016-DAT]] - [[IDD1023-dat]] - [[IDD1027-dat]]
145 145
146
+- [[IDO1007-dat]]
147
+
148
+
146 149
### IMS
147 150
148 151
- [[IMS1009-dat]] - [[IMS1030-dat]]
Board-dat/IDO/IDO1007-dat/IDO1007-dat.md
... ...
@@ -1,6 +1,9 @@
1 1
2 2
# IDO1007-dat
3 3
4
+
5
+
6
+
4 7
https://www.electrodragon.com/product/mini-thermal-receipt-printer-serial-5v/
5 8
6 9
... ...
@@ -13,6 +16,9 @@ https://www.electrodragon.com/product/mini-thermal-receipt-printer-serial-5v/
13 16
14 17
![](2025-12-06-19-57-20.png)
15 18
19
+- not able to change baudrate after shipment, only capable to do before shipment
20
+
21
+
16 22
## ref demo code
17 23
18 24
- https://github.com/adafruit/Adafruit-Thermal-Printer-Library
PCB-dat/EDA-dat/eaglecad-dat/2026-03-12-02-11-13.png
... ...
Binary files a/PCB-dat/EDA-dat/eaglecad-dat/2026-03-12-02-11-13.png and /dev/null differ
PCB-dat/EDA-dat/eaglecad-dat/2026-03-12-02-12-19.png
... ...
Binary files a/PCB-dat/EDA-dat/eaglecad-dat/2026-03-12-02-12-19.png and /dev/null differ
PCB-dat/EDA-dat/eaglecad-dat/2026-03-12-02-13-20.png
... ...
Binary files a/PCB-dat/EDA-dat/eaglecad-dat/2026-03-12-02-13-20.png and /dev/null differ
PCB-dat/EDA-dat/eaglecad-dat/2026-03-12-02-14-57.png
... ...
Binary files a/PCB-dat/EDA-dat/eaglecad-dat/2026-03-12-02-14-57.png and /dev/null differ
PCB-dat/EDA-dat/eaglecad-dat/2026-03-12-02-18-02.png
... ...
Binary files a/PCB-dat/EDA-dat/eaglecad-dat/2026-03-12-02-18-02.png and /dev/null differ
PCB-dat/EDA-dat/eaglecad-dat/2026-04-02-16-59-10.png
... ...
Binary files a/PCB-dat/EDA-dat/eaglecad-dat/2026-04-02-16-59-10.png and /dev/null differ
PCB-dat/EDA-dat/eaglecad-dat/eagle-simulation-dat/eagle-simulation-dat.md
... ...
@@ -1,42 +0,0 @@
1
-
2
-# eagle-simulation-dat
3
-
4
-
5
-## add model card for spice, examples
6
-
7
-D:\EAGLE 9.6.2\examples\spice\examples\OPAMP.mdl
8
-
9
-
10
-
11
-## The model card does not include the required .MODEL line, please check your model.
12
-
13
-The model card cannot include subcircuit definitions.
14
-
15
- * BASIC OP AMP MODEL
16
- * Device Pins In+ In- vdd vss Vout
17
- * vdd vss unused in this model!!
18
- .SUBCKT opamp 1 2 vdd vss vout
19
- *
20
- * INPUT
21
- RIN 1 2 1e9
22
- *
23
- * AMPLIFIER STAGE: GAIN, POLE, SLEW
24
- * Aol=10000, fu=1000000 Hz
25
- G1 0 10 VALUE = { 1e-2 * V(1,2) }
26
- R1 10 0 1e6
27
- C1 10 0 1.59e-9
28
- *
29
- * 2ND POLE
30
- G2 0 20 10 0 1e-6
31
- R2 20 0 1e6
32
- C2 20 0 3.3e-14
33
- *
34
- * 3RD POLE
35
- G3 0 30 20 0 1e-6
36
- R3 30 0 1e6
37
- C3 30 0 3.3e-14
38
- *
39
- * OUTPUT STAGE
40
- EBUFFER 80 0 30 0 1
41
- ROUT 80 vout 100
42
- .ENDS opamp
... ...
\ No newline at end of file
PCB-dat/EDA-dat/eaglecad-dat/eaglecad-artwork-dat/2026-03-12-02-11-13.png
... ...
Binary files /dev/null and b/PCB-dat/EDA-dat/eaglecad-dat/eaglecad-artwork-dat/2026-03-12-02-11-13.png differ
PCB-dat/EDA-dat/eaglecad-dat/eaglecad-artwork-dat/2026-03-12-02-12-19.png
... ...
Binary files /dev/null and b/PCB-dat/EDA-dat/eaglecad-dat/eaglecad-artwork-dat/2026-03-12-02-12-19.png differ
PCB-dat/EDA-dat/eaglecad-dat/eaglecad-artwork-dat/2026-03-12-02-13-20.png
... ...
Binary files /dev/null and b/PCB-dat/EDA-dat/eaglecad-dat/eaglecad-artwork-dat/2026-03-12-02-13-20.png differ
PCB-dat/EDA-dat/eaglecad-dat/eaglecad-artwork-dat/2026-03-12-02-14-57.png
... ...
Binary files /dev/null and b/PCB-dat/EDA-dat/eaglecad-dat/eaglecad-artwork-dat/2026-03-12-02-14-57.png differ
PCB-dat/EDA-dat/eaglecad-dat/eaglecad-artwork-dat/2026-03-12-02-18-02.png
... ...
Binary files /dev/null and b/PCB-dat/EDA-dat/eaglecad-dat/eaglecad-artwork-dat/2026-03-12-02-18-02.png differ
PCB-dat/EDA-dat/eaglecad-dat/eaglecad-artwork-dat/2026-04-02-16-59-10.png
... ...
Binary files /dev/null and b/PCB-dat/EDA-dat/eaglecad-dat/eaglecad-artwork-dat/2026-04-02-16-59-10.png differ
PCB-dat/EDA-dat/eaglecad-dat/eaglecad-artwork-dat/eaglecad-artwork-dat.md
... ...
@@ -0,0 +1,53 @@
1
+
2
+
3
+# eaglecad-artwork-dat
4
+
5
+- [[eaglecad-artwork-dat]] - [[eaglecad-dat]]
6
+
7
+
8
+
9
+## artwork
10
+
11
+default settings scaled // mil // scale == 1.0
12
+
13
+
14
+some more notes:
15
+
16
+- if print on the back side of the PCB, image must be mirrored, otherwise the image will be reversed after printing.
17
+
18
+size definitions
19
+
20
+- define the pixels, for example your raw bitmap image size is 620 x 480 px
21
+- define the import scale, for exmample 1.0
22
+
23
+![](2026-04-02-16-59-10.png)
24
+
25
+
26
+
27
+1. invert the color, only left black to use, white to left out, saved as BMP, tools is opensource photodemon
28
+
29
+![](2026-03-12-02-11-13.png)
30
+
31
+saved file size is 430 x 150 px
32
+
33
+![](2026-03-12-02-13-20.png)
34
+
35
+
36
+2. import in eagleCAD brd,
37
+
38
+![](2026-03-12-02-12-19.png)
39
+
40
+PCB size rougly 90 x 60 mm
41
+
42
+import only color black to use
43
+
44
+![](2026-03-12-02-14-57.png)
45
+
46
+scale 1 will be too big for this PCB size, size scale 0.1 looks good
47
+
48
+![](2026-03-12-02-18-02.png)
49
+
50
+finally copy paste to layer 21 tplace
51
+
52
+## ref
53
+
PCB-dat/EDA-dat/eaglecad-dat/eaglecad-dat.md
... ...
@@ -1,6 +1,9 @@
1 1
2 2
# eagle-CAD-dat
3 3
4
+- [[eaglecad-artwork-dat]] - [[eaglecad-dat]]
5
+
6
+- [[eaglecad-simulation-dat]]
4 7
5 8
- [[bitmap-dat]] - [[dxf-dat]] - [[software-dat]]
6 9
... ...
@@ -57,49 +60,6 @@ thermal only for holes
57 60
58 61
59 62
60
-## artwork
61
-
62
-
63
-some more notes:
64
-
65
-- if print on the back side of the PCB, image must be mirrored, otherwise the image will be reversed after printing.
66
-
67
-size definitions
68
-
69
-- define the pixels, for example your raw bitmap image size is 620 x 480 px
70
-- define the import scale, for exmample 1.0
71
-
72
-![](2026-04-02-16-59-10.png)
73
-
74
-
75
-
76
-1. invert the color, only left black to use, white to left out, saved as BMP, tools is opensource photodemon
77
-
78
-![](2026-03-12-02-11-13.png)
79
-
80
-saved file size is 430 x 150 px
81
-
82
-![](2026-03-12-02-13-20.png)
83
-
84
-
85
-2. import in eagleCAD brd,
86
-
87
-![](2026-03-12-02-12-19.png)
88
-
89
-PCB size rougly 90 x 60 mm
90
-
91
-import only color black to use
92
-
93
-![](2026-03-12-02-14-57.png)
94
-
95
-scale 1 will be too big for this PCB size, size scale 0.1 looks good
96
-
97
-![](2026-03-12-02-18-02.png)
98
-
99
-finally copy paste to layer 21 tplace
100
-
101
-
102
-
103 63
## Tips
104 64
105 65
### oval, or oblong shapes
PCB-dat/EDA-dat/eaglecad-dat/eaglecad-simulation-dat/eaglecad-simulation-dat.md
... ...
@@ -0,0 +1,42 @@
1
+
2
+# eaglecad-simulation-dat
3
+
4
+
5
+## add model card for spice, examples
6
+
7
+D:\EAGLE 9.6.2\examples\spice\examples\OPAMP.mdl
8
+
9
+
10
+
11
+## The model card does not include the required .MODEL line, please check your model.
12
+
13
+The model card cannot include subcircuit definitions.
14
+
15
+ * BASIC OP AMP MODEL
16
+ * Device Pins In+ In- vdd vss Vout
17
+ * vdd vss unused in this model!!
18
+ .SUBCKT opamp 1 2 vdd vss vout
19
+ *
20
+ * INPUT
21
+ RIN 1 2 1e9
22
+ *
23
+ * AMPLIFIER STAGE: GAIN, POLE, SLEW
24
+ * Aol=10000, fu=1000000 Hz
25
+ G1 0 10 VALUE = { 1e-2 * V(1,2) }
26
+ R1 10 0 1e6
27
+ C1 10 0 1.59e-9
28
+ *
29
+ * 2ND POLE
30
+ G2 0 20 10 0 1e-6
31
+ R2 20 0 1e6
32
+ C2 20 0 3.3e-14
33
+ *
34
+ * 3RD POLE
35
+ G3 0 30 20 0 1e-6
36
+ R3 30 0 1e6
37
+ C3 30 0 3.3e-14
38
+ *
39
+ * OUTPUT STAGE
40
+ EBUFFER 80 0 30 0 1
41
+ ROUT 80 vout 100
42
+ .ENDS opamp
... ...
\ No newline at end of file
cable-dat/cable-JST-dat/2026-05-07-13-47-29.png
... ...
Binary files /dev/null and b/cable-dat/cable-JST-dat/2026-05-07-13-47-29.png differ
cable-dat/cable-JST-dat/cable-JST-dat.md
... ...
@@ -0,0 +1,9 @@
1
+
2
+
3
+# cable-JST-dat
4
+
5
+- [[cable-JST-dat]] - [[CONN-JST-dat]]
6
+
7
+![](2026-05-07-13-47-29.png)
8
+
9
+`XH2.54mm-2P - single-end black and red cable - 26AWG == 60mm `
... ...
\ No newline at end of file