Chip-cn-dat/Espressif-dat/ESP32-C6-dat/2026-03-14-13-55-53.png
... ...
Binary files /dev/null and b/Chip-cn-dat/Espressif-dat/ESP32-C6-dat/2026-03-14-13-55-53.png differ
Chip-cn-dat/Espressif-dat/ESP32-C6-dat/ESP32-C6-dat.md
... ...
@@ -1,15 +1,66 @@
1 1
2 2
# ESP32-C6-dat
3 3
4
-- [[WIFI6-dat]] - [[zigbee-dat]]
4
+- [[WIFI6-dat]] - [[zigbee-dat]] - [[thread-dat]]
5 5
6
-- [[ESP32-C6-dat]]
6
+- [[ESP32-C6-dat]] - [[ESP32-dat]]
7
+
8
+
9
+
10
+## info
11
+
12
+The **ESP32-C6** is a significant milestone in the ESP32 family because it is Espressif’s first SoC to support **Wi-Fi 6**. While earlier models like the C3 are excellent for basic IoT, the C6 is specifically designed as a multi-protocol "hub" for the modern smart home.
13
+
14
+---
15
+
16
+### 1. Next-Gen Connectivity (Wi-Fi 6 + 802.15.4)
17
+The most defining feature of the C6 is its "triple-radio" capability. Unlike the C3 or S3, it integrates:
18
+
19
+* **Wi-Fi 6 (802.11ax):** Operates on the 2.4 GHz band. It includes **OFDMA** (better efficiency in crowded networks) and **Target Wake Time (TWT)**, which allows the chip to sleep for much longer intervals, dramatically extending battery life.
20
+* **802.15.4 Radio:** This is native hardware support for **Thread** and **Zigbee**. This makes the C6 a perfect candidate for a **Matter** border router.
21
+* **Bluetooth 5.3 (LE):** Supports long-range (Coded PHY) and higher reliability compared to older versions.
22
+
23
+### 2. Dual RISC-V Architecture
24
+The C6 features a "High-Performance" and "Low-Power" split:
25
+
26
+* **HP Core:** A 32-bit RISC-V processor running up to **160 MHz** for main application logic.
27
+* **LP Core:** A tiny 32-bit RISC-V processor running up to **20 MHz**. This core can stay awake to monitor sensors or handle simple GPIO tasks while the main power-hungry core is in Deep Sleep.
28
+
29
+### 3. Matter-Native Support
30
+Because it has both Wi-Fi and Thread radios, the ESP32-C6 is the "gold standard" for **Matter** development.
31
+* It can act as a **Matter-over-Wi-Fi** device.
32
+* It can act as a **Matter-over-Thread** device.
33
+* It can bridge existing Zigbee devices into a Matter network.
34
+
35
+### 4. Specialized Peripherals
36
+* **LP-UART & LP-I2C:** Low-power versions of these interfaces that the LP core can use while the rest of the chip is sleeping.
37
+* **Event Task Matrix (ETM):** A hardware feature that allows peripherals to trigger each other without CPU intervention, reducing latency and power consumption.
38
+* **PARLIO:** A parallel IO interface for high-speed data transfer to things like displays or sensors.
39
+
40
+---
41
+
42
+### Quick Spec Comparison
43
+
44
+| Feature | ESP32-C3 | ESP32-C6 |
45
+| :--------------------------- | :-------------- | :--------------- |
46
+| **CPU Architecture** | RISC-V (Single) | RISC-V (HP + LP) |
47
+| **Wi-Fi Version** | Wi-Fi 4 | **Wi-Fi 6** |
48
+| **802.15.4 (Zigbee/Thread)** | No | **Yes** |
49
+| **Bluetooth** | 5.0 (LE) | 5.3 (LE) |
50
+| **SRAM** | 400 KB | 512 KB |
51
+| **Low-Power Core** | No | **Yes (20 MHz)** |
7 52
8 53
9 54
## sch
10 55
11 56
![](ESP32-C6-DEV-KIT-N8-Schematic.png)
12 57
58
+sch 2
59
+
60
+- [[CH343-dat]]
61
+
62
+![](2026-03-14-13-55-53.png)
63
+
13 64
14 65
15 66
Chip-cn-dat/Espressif-dat/ESP32-P4-dat/ESP32-P4-dat.md
... ...
@@ -5,46 +5,43 @@
5 5
6 6
## info
7 7
8
+The **ESP32-P4** is Espressif’s high-performance, non-wireless SoC. It is designed for applications that require heavy computation, high-resolution displays, and complex user interfaces. Unlike the C6, the P4 is a "pure" microcontroller that focuses on raw power and I/O.
9
+
10
+### Comparison: ESP32-C6 vs. ESP32-P4
11
+
12
+| Feature | ESP32-C6 (Connectivity) | ESP32-P4 (Performance) |
13
+| :--- | :--- | :--- |
14
+| **Max Clock Speed** | 160 MHz | **400 MHz** |
15
+| **Cores** | Single HP + Single LP | **Dual HP + Single LP** |
16
+| **Wi-Fi / Bluetooth** | **Integrated (Wi-Fi 6)** | **None** (Requires external chip) |
17
+| **MIPI DSI / CSI** | No | **Yes** |
18
+| **Video Encoding** | No | **Yes (H.264)** |
19
+| **GPIO Count** | ~30 | **55** |
20
+
21
+### 1. High-Performance Dual RISC-V Cores
22
+The P4 is the "muscle" of the ESP32 family. It moves away from the lower clock speeds of the C-series:
23
+* **Dual-Core HP CPU:** Two RISC-V cores running at **up to 400 MHz**.
24
+* **AI & DSP Extensions:** Includes support for specialized instructions that accelerate neural network processing and signal processing tasks.
25
+* **LP Core:** A separate low-power RISC-V core (up to 40 MHz) for background monitoring.
26
+
27
+### 2. Multimedia & Display Powerhouse
28
+This is where the P4 is unique. It is the first ESP32 to feature dedicated hardware for modern screens and cameras:
29
+* **MIPI-DSI & MIPI-CSI:** Native support for high-speed mobile industry processor interfaces. This allows you to connect high-resolution LCDs and camera sensors directly.
30
+* **H.264 Video Encoder:** A hardware-based video encoder for recording or streaming video without taxing the main CPU.
31
+* **Pixel Processing Accelerator (PPA):** A dedicated engine for image blending, scaling, and color space conversion (essential for smooth GUIs).
32
+
33
+### 3. Massive I/O & Connectivity (Wired)
34
+Since it lacks Wi-Fi, it provides professional-grade wired and peripheral options:
35
+* **USB 2.0 OTG:** High-speed USB support for connecting thumb drives, keyboards, or acting as a high-speed device.
36
+* **Ethernet MAC:** Integrated support for wired networking.
37
+* **55+ Programmable GPIOs:** Significantly more than the ~22–30 found on the C-series or S-series.
38
+* **SDIO 3.0 Host:** For high-speed communication with SD cards or external Wi-Fi chips (like an ESP32-C6).
39
+
40
+### 4. Advanced Security & Memory
41
+* **HP SRAM:** A massive **768 KB** of internal RAM, plus support for up to **32 MB of external PSRAM**.
42
+* **Trusted Execution Environment (TEE):** Hardware-level separation of secure and non-secure code execution.
43
+
8 44
9
-The ESP32-P4 is a high-performance microcontroller in Espressif's ESP32 series, aimed at advanced applications that require robust processing power and efficient communication. Here are its most significant features:
10
-
11
-### **1. High-Performance Processor**
12
-- **Dual-Core Tensilica Processor**: The ESP32-P4 features a powerful dual-core Tensilica processor running at up to **400 MHz**, making it suitable for compute-intensive tasks.
13
-- **AI Acceleration**: Supports applications in artificial intelligence (AI) and machine learning (ML), thanks to its enhanced processing capabilities.
14
-
15
-### **2. Advanced Memory Architecture**
16
-- **Large On-Chip RAM**: Includes **up to 768 KB SRAM**, enabling efficient data handling for complex applications.
17
-- **External Memory Support**: Compatible with external Flash and PSRAM for scalable memory requirements.
18
-
19
-### **3. Peripheral Integration**
20
-- **Rich Peripheral Set**:
21
- - Multiple SPI, UART, I2C, and I2S interfaces for versatile communication.
22
- - High-speed USB OTG support for USB-based applications.
23
- - CAN bus for industrial and automotive applications.
24
- - ADCs and DACs for analog input/output.
25
-- **Motor Control**: Enhanced features for motor control applications, such as PWM and quadrature encoders.
26
-
27
-### **4. Connectivity**
28
-- **No Wi-Fi or Bluetooth**: Unlike other ESP32 modules, the ESP32-P4 focuses on standalone performance and peripheral expansion rather than wireless communication.
29
-- **Custom Connectivity Options**: It can work alongside wireless-enabled modules like ESP32-S3 to add advanced processing without duplicating Wi-Fi or Bluetooth.
30
-
31
-### **5. Power Efficiency**
32
-- **Low Power Modes**: Optimized for ultra-low-power applications with multiple sleep modes.
33
-- **Dynamic Frequency Scaling**: Reduces power consumption during less demanding tasks.
34
-
35
-### **6. Security**
36
-- **Integrated Security Features**:
37
- - Hardware Cryptographic Accelerators.
38
- - Secure Boot and Flash Encryption.
39
- - Support for Secure OTA (Over-the-Air) updates.
40
-
41
-### **7. Development Ecosystem**
42
-- Fully supported by Espressif's **ESP-IDF** development framework.
43
-- Compatibility with FreeRTOS for real-time applications.
44
-
45
-### **8. Target Applications**
46
-- Ideal for industrial automation, robotics, motor control, edge computing, and AI/ML applications.
47
-- Works as a companion processor to wireless-enabled ESP32 devices for offloading compute-heavy tasks.
48 45
49 46
The ESP32-P4’s performance-oriented design sets it apart, catering to applications where processing power and versatile peripherals are more critical than wireless connectivity.
50 47
Chip-cn-dat/Espressif-dat/ESP32-S3-DAT/ESP32-S3-DAT.md
... ...
@@ -18,6 +18,9 @@ for [[ESP32-S3-dat]] - [[ESP32-dat]] - [[HDK-dat]] - [[peripherals-dat]] - [[int
18 18
- [[wifi-dat]] - [[antenna-wifi-dat]] - [[antenna-dat]]
19 19
20 20
21
+- [[ESP32-C6-dat]]
22
+
23
+
21 24
## board
22 25
23 26
- [[ESP32-S3-Board-DAT]]
Chip-cn-dat/Espressif-dat/ESP32-dat/ESP32-dat.md
... ...
@@ -8,9 +8,7 @@
8 8
9 9
- [[ESP32-S3-dat]] - [[ESP32-S2-dat]]
10 10
11
-- [[ESP32-C3-dat]] - [[ESP32-C2-dat]]
12
-
13
-- [[ESP32-C6-dat]]
11
+- [[ESP32-C6-dat]] - [[ESP32-C3-dat]] - [[ESP32-C2-dat]]
14 12
15 13
- [[ESP32-P4-dat]]
16 14
Chip-cn-dat/WCH-dat/CH343-dat/2026-03-14-13-56-29.png
... ...
Binary files /dev/null and b/Chip-cn-dat/WCH-dat/CH343-dat/2026-03-14-13-56-29.png differ
Chip-cn-dat/WCH-dat/CH343-dat/CH343-dat.md
... ...
@@ -35,6 +35,14 @@
35 35
36 36
37 37
38
+## SCH
39
+
40
+![](2026-03-14-13-56-29.png)
41
+
42
+for [[ESP32-C6-dat]]
43
+
44
+
45
+
38 46
## ref
39 47
40 48
- [[CH343DS1.pdf]]
Tech-dat/acturator-dat/motor-dat/motor-servo-dat/SG90-dat/SG90-dat.md
... ...
@@ -28,21 +28,21 @@ screw == M2 x 7.5
28 28
29 29
## more variations
30 30
31
-| model | degree | gear materials | limit | stall current | stall torque |
32
-| --------------- | ------ | -------------- | -------- | ------------- | ------------- |
33
-| SG - 90 - | 180 | | | | 1.3 kgcm? |
34
-| SG - 92 - R | 180 | | | | 1.3-1.6 kgcm? |
35
-| SG - 92 - R | 180 | | included | | 1.3-1.6 kgcm? |
36
-| TS - 90 - A | 180 | | | 800 ma | 2.2 kgcm? |
37
-| TS - 90 - D | 180 | | | 800 ma | 2.2 kgcm? |
38
-| MG - 90 - S-PA | 180 | plastic+ALU | | 860 mA | 2.0 kgcm? |
39
-| MG - 90 - D-PD | 180 | plastic+ALU | | 860 mA | 2.0 kgcm? |
40
-| MG - 90 - S-A | 180 | ALU | | 860 mA | 2.0 kgcm? |
41
-| MG - 90 - D-A | 180 | ALU | | 860 mA | 2.0 kgcm? |
42
-| MG - 90 - S-A | 180 | ALU | included | 860 mA | 2.0 kgcm? |
43
-| MG - 90 - D-A | 180 | ALU | included | 860 mA | 2.0 kgcm? |
44
-| TS - 90 - M-CA | 180 | copper+ALU | included | 800 ma | 2.2 kgcm? |
45
-| TS - 90 - MD-CA | 180 | copper+ALU | included | 800 ma | 2.2 kgcm? |
31
+| model | degree | gear materials | limit | stall current | stall torque |
32
+| ----------------- | ------ | -------------- | -------- | ------------- | ------------- |
33
+| SG - 90 - | 180 | | | | 1.3 kgcm? |
34
+| SG - 92 - R | 180 | | | | 1.3-1.6 kgcm? |
35
+| SG - 92 - R | 180 | | included | | 1.3-1.6 kgcm? |
36
+| TS - 90 - A | 180 | | | 800 ma | 2.2 kgcm? |
37
+| TS - 90 - D | 180 | | | 800 ma | 2.2 kgcm? |
38
+| MG - 90 - S - PA | 180 | plastic+ALU | | 860 mA | 2.0 kgcm? |
39
+| MG - 90 - D - PD | 180 | plastic+ALU | | 860 mA | 2.0 kgcm? |
40
+| MG - 90 - S - A | 180 | ALU | | 860 mA | 2.0 kgcm? |
41
+| MG - 90 - D - A | 180 | ALU | | 860 mA | 2.0 kgcm? |
42
+| MG - 90 - S - A | 180 | ALU | included | 860 mA | 2.0 kgcm? |
43
+| MG - 90 - D - A | 180 | ALU | included | 860 mA | 2.0 kgcm? |
44
+| TS - 90 - M - CA | 180 | copper+ALU | included | 800 ma | 2.2 kgcm? |
45
+| TS - 90 - MD - CA | 180 | copper+ALU | included | 800 ma | 2.2 kgcm? |
46 46
47 47
48 48
### TS90