Board-dat/PIN/pins003-dat/2024-06-11-17-24-22.png
... ...
Binary files /dev/null and b/Board-dat/PIN/pins003-dat/2024-06-11-17-24-22.png differ
Board-dat/PIN/pins003-dat/2024-06-11-17-25-03.png
... ...
Binary files /dev/null and b/Board-dat/PIN/pins003-dat/2024-06-11-17-25-03.png differ
Board-dat/PIN/pins003-dat/pins003-dat.md
... ...
@@ -1,14 +1,29 @@
1 1
2 2
# pins003-dat
3 3
4
+## Pins map
5
+
6
+![](2024-06-11-17-24-22.png)
7
+
8
+
9
+## Software PulseView
10
+
11
+![](2024-06-11-17-25-03.png)
12
+
13
+
14
+## Note
15
+
16
+- detection TTL on low
17
+- pull-up resistors should not be too strong in case it can not be pull to low
18
+- low TTL has to be 0.7V below to detect
4 19
5 20
6 21
## ref
7 22
8 23
- demo video - http://www.saleae.com/logic/videos
9 24
- download software - http://www.saleae.com/downloads
10
-- * Please find in our bitbucket folder -> git clone https://github.com/Edragon/logic-analyzer.git
11
-
25
+- Please find in our bitbucket folder -> git clone https://github.com/Edragon/logic-analyzer.git
12 26
13 27
28
+- [[pins003]]
14 29