Chip-cn-dat/generalplus-dat/GPM8FD3331B-dat/2026-06-15-17-40-05.png
... ...
Binary files /dev/null and b/Chip-cn-dat/generalplus-dat/GPM8FD3331B-dat/2026-06-15-17-40-05.png differ
Chip-cn-dat/generalplus-dat/GPM8FD3331B-dat/GPM8F3331BV03_ds.pdf
... ...
Binary files /dev/null and b/Chip-cn-dat/generalplus-dat/GPM8FD3331B-dat/GPM8F3331BV03_ds.pdf differ
Chip-cn-dat/generalplus-dat/GPM8FD3331B-dat/GPM8FD3331B-dat.md
... ...
@@ -0,0 +1,125 @@
1
+
2
+
3
+# GPM8FD3331B-dat
4
+
5
+- [[GPM8FD3331B-dat]] - [[generalplus-dat]] - datasheet == [[GPM8F3331BV03_ds.pdf]]
6
+
7
+- [[GPM8FD3331B-dat]] - [[generalplus-dat]] - [[power-wireless-dat]]
8
+
9
+
10
+
11
+`GPM8F3331B` - 48 / 32 Pin 8-bit Microcontroller with 32KB Flash
12
+
13
+## General Description
14
+
15
+GPM8F3331B, a highly integrated microcontroller, features a pipelined 1T 8051-based CPU, 3K-byte XRAM, 256-byte IDM SRAM, and 32K-byte program FLASH into a single chip. It supports up to 29 programmable multi-functional I/Os, Timer0/1/A/B/C, UART0 ,SPI, I2C (master/slaver), 3 sets internal gain OP, 2 sets of Comparator, 65.3824MHz PLL, XTAL8M , IOSC32K and 1 set of 13-channle SAR ADC with 12-bit resolution for application. It operates over a wide voltage range of 2.4V - 5.5V with variety of clock sources. It also provides one power saving mode in power management unit to manage power consumption more efficiently. Moreover, there is an on-chip debug circuit with two pins equipped to facilitate a full speed in-system debug while in application development phase.
16
+
17
+
18
+## Features
19
+
20
+### A/D Converter
21
+- One 13-channel 12-bit resolution ADC
22
+- Supports programmable sample & hold and ADC clock function
23
+- Control independent per set
24
+- Internal VSS channel
25
+- Offset calibration
26
+- Direct memory access from ADC to XRAM
27
+
28
+### Built-in Low Voltage Detection
29
+- Programmable level: 2.6V, 3.0V, 3.4V, 4.4V
30
+
31
+### Built-in Low Voltage Reset
32
+- Trigger level: 2.4V, 2.8V, 3.2V, 4.2V
33
+
34
+### Clock Management
35
+- Internal oscillator: 8MHz±2% @ 4V~5.5V
36
+- Internal oscillator with PLL: 65.3824 / 63.85 / 60.019 / 52.357 MHz
37
+- Crystal input with 8MHz
38
+- Internal oscillator: 32KHz ± 50% @ 4V~5.5V
39
+
40
+### CPU
41
+- High speed and high performance 1T 8051-based CPU
42
+- 100% software compatible with industry standard 8051
43
+- Pipeline RISC architecture to execute instructions 10 times faster than standard 8051
44
+- Up to 65.3824MHz clock operation
45
+
46
+### I/O Ports
47
+- 29 multifunction bi-direction I/Os
48
+- Each incorporates with pull-up resistor, pull-down resistor, output high, output low, output driving capability and floating input, determined by user’s settings at the corresponding registers
49
+- I/O ports with 15mA or 8mA current sink @ VDD = 5V
50
+- I/O ports with 15mA or 8mA current drive @ VDD = 5V
51
+
52
+### I2C (master / slaver mode)
53
+- Programmable master I2C clock frequency
54
+- Max I2C clock: 400 KHz
55
+
56
+### Interrupt Management
57
+- 12 interrupt sources
58
+- 2 external interrupt sources
59
+
60
+### Memory
61
+- 3K bytes XRAM
62
+- 256 bytes internal Data Memory (IDM) SRAM
63
+- 32K bytes FLASH with high endurance
64
+- Minimum 100,000 program/erase cycles
65
+- Minimum 10 years data retention
66
+- 512 Byte page size
67
+- Programmable read only level for software security
68
+
69
+### On-chip Debug Unit
70
+- C compatible development tools
71
+
72
+### Power Management
73
+- One Sleep mode for power saving
74
+
75
+### Programmable Watchdog Timer
76
+- A time-base generator
77
+- An event timer
78
+- System supervisor
79
+
80
+### Reset Management
81
+- Power On Reset (POR)
82
+- Low Voltage Reset (LVR)
83
+- Pad Reset (PAD_RST)
84
+- Watchdog Reset (WDT_RST)
85
+- Software Reset (S/W_RST)
86
+- FLASH Access Error Reset (ADDR_ERR_RST)
87
+
88
+### SPI (master / slaver mode)
89
+- Programmable phase and polarity of master clock
90
+- Programmable master SPI clock frequency
91
+
92
+### Three Ops
93
+- Internal gain included
94
+- Resistance between OP_O and CMP_N/ CMP_P input path included
95
+
96
+### Three Powerful Timers: TimerA / TimerB / TimerC, with 16-bit Compare / Capture / PWM Unit
97
+- Timer mode with selectable clock source
98
+- Auto-reload 16-bit timers
99
+- Event capturing
100
+- Pulse width modulation and measurement
101
+- TimerA providing 4 channels PWM/Capture
102
+- TimerB providing 2 channels PWM/Capture
103
+- TimerC providing 2 channels Capture
104
+
105
+### Two 16-bit Timers/Counters (Timer 0/1)
106
+- Timer mode with selectable clock sources
107
+- Auto reload 8-bit timers
108
+
109
+### Two Comparator
110
+- Programmable hysteresis and de-bounce select
111
+- Programmable input source select.
112
+
113
+### UART0
114
+- One synchronous mode
115
+- Three asynchronous modes
116
+
117
+## pins
118
+
119
+![](2026-06-15-17-40-05.png)
120
+
121
+
122
+
123
+
124
+## ref
125
+
Chip-cn-dat/generalplus-dat/generalplus-dat.md
... ...
@@ -0,0 +1,9 @@
1
+
2
+# generalplus-dat
3
+
4
+- [[GPM8FD3331B-dat]] - [[generalplus-dat]]
5
+
6
+
7
+
8
+## ref
9
+
Chip-cn-dat/injoinic-dat/IP5407-DAT/2026-06-15-17-27-22.png
... ...
Binary files /dev/null and b/Chip-cn-dat/injoinic-dat/IP5407-DAT/2026-06-15-17-27-22.png differ
Chip-cn-dat/injoinic-dat/IP5407-DAT/IP5407-DAT.md
... ...
@@ -0,0 +1,22 @@
1
+
2
+
3
+# IP5407-DAT
4
+
5
+
6
+- [[IP5407-DAT]] - [[injoinic-dat]] - [[IP5306-dat]] - [[power-bank-dat]]
7
+
8
+The `IP5407` is a highly integrated power management SOC (System on Chip) by Injoinic, widely used in DIY power banks and portable electronics. It combines a 2.1A/2.4A synchronous boost converter, lithium battery charge management, and multi-level battery power indication into a single chip.
9
+
10
+
11
+2A charge 2.1A / 2.4A discharge integrated DCP function mobile power SOC
12
+
13
+![](2026-06-15-17-27-22.png)
14
+
15
+- datasheet == [[ip5407-datasheet-39350302.pdf]]
16
+
17
+
18
+
19
+
20
+
21
+## ref
22
+
Chip-cn-dat/injoinic-dat/IP5407-DAT/ip5407-datasheet-39350302.pdf
... ...
Binary files /dev/null and b/Chip-cn-dat/injoinic-dat/IP5407-DAT/ip5407-datasheet-39350302.pdf differ
Chip-cn-dat/injoinic-dat/injoinic-dat.md
... ...
@@ -3,6 +3,10 @@
3 3
4 4
https://w.electrodragon.com/w/Injoinic
5 5
6
+
7
+
8
+- [[IP5407-DAT]] - [[injoinic-dat]] - [[IP5306-dat]]
9
+
6 10
- [[IP5568-dat]] - [[injoinic-dat]] - [[power-bank-dat]]
7 11
8 12
- [[IP5310-dat]] - [[power-bank-dat]] - [[injoinic-dat]]
Chip-cn-dat/jieli-dat/2026-06-15-17-24-44.png
... ...
Binary files /dev/null and b/Chip-cn-dat/jieli-dat/2026-06-15-17-24-44.png differ
Chip-cn-dat/jieli-dat/jieli-dat.md
... ...
@@ -303,6 +303,7 @@ JL AS19HFG521
303 303
304 304
- [[RDA5807-dat]] - [[RDA-dat]] - [[jieli-dat]]
305 305
306
+![](2026-06-15-17-24-44.png)
306 307
307 308
## repo
308 309
app-dat/power-bank-dat/2026-06-15-17-25-17.png
... ...
Binary files /dev/null and b/app-dat/power-bank-dat/2026-06-15-17-25-17.png differ
app-dat/power-bank-dat/2026-06-15-17-28-30.png
... ...
Binary files /dev/null and b/app-dat/power-bank-dat/2026-06-15-17-28-30.png differ
app-dat/power-bank-dat/power-bank-dat.md
... ...
@@ -66,6 +66,16 @@ The capacity advertised on a power bank, such as 20000 mAh, typically represents
66 66
67 67
## build
68 68
69
+
70
+### build 7
71
+
72
+- [[IP5407-DAT]] - [[injoinic-dat]] - [[IP5306-dat]] - [[power-bank-dat]]
73
+
74
+
75
+![](2026-06-15-17-25-17.png)
76
+
77
+![](2026-06-15-17-28-30.png)
78
+
69 79
### build 6
70 80
71 81
![](2026-06-15-16-21-20.png)
power-dat/power-wireless-dat/2026-06-15-17-32-40.png
... ...
Binary files /dev/null and b/power-dat/power-wireless-dat/2026-06-15-17-32-40.png differ
power-dat/power-wireless-dat/power-wireless-dat.md
... ...
@@ -35,6 +35,16 @@
35 35
36 36
## build
37 37
38
+### build 2
39
+
40
+3140 SCT 04C
41
+
42
+![](2026-06-15-17-32-40.png)
43
+
44
+- [[GPM8FD3331B-dat]] - [[generalplus-dat]] - [[power-wireless-dat]]
45
+
46
+
47
+
38 48
### build 1
39 49
40 50
- [[mosfet-dat]] == A4606
... ...
@@ -47,6 +57,7 @@
47 57
48 58
49 59
60
+
50 61
## ref
51 62
52 63