Board-dat/DOD/DODS044-dat/2024-11-04-17-51-02.png
... ...
Binary files /dev/null and b/Board-dat/DOD/DODS044-dat/2024-11-04-17-51-02.png differ
Board-dat/DOD/DODS044-dat/2024-11-04-17-52-53.png
... ...
Binary files /dev/null and b/Board-dat/DOD/DODS044-dat/2024-11-04-17-52-53.png differ
Board-dat/DOD/DODS044-dat/DODS044-dat.md
... ...
@@ -5,8 +5,44 @@
5 5
https://www.electrodragon.com/product/altera-cpld-epm240-epm570-dev-board/
6 6
7 7
8
+## Board Look
9
+
10
+![](2024-11-04-17-52-53.png)
11
+
12
+## EPM570 vs. EPM240
13
+
14
+PCB supports two chips at the same time: EPM240T100C5N and EPM570T100C5N.
15
+
16
+The two are the same in terms of package, but have 4 different pin definitions:
17
+- PIN37, 39, 88, and 90 of EPM240T100C5N are used as IO.
18
+- PIN37 and 90 of EPM570T100C5N must be connected to GND; PIN39 and 88 must be connected to 3.3V.
19
+
20
+Therefore, if the board you purchased is EPM570T100C5N, the board should have 4 short-circuit jumpers, which must be brought in and cannot be removed, otherwise the circuit will not work properly.
21
+
22
+
23
+## power supply
24
+
25
+![](2024-11-04-17-51-02.png)
26
+
27
+The development board is powered by 5V input. We recommend purchasing a standard 5V/2A power supply from our store, with positive inside and negative outside.
28
+
29
+If you use other power supplies, please make sure the output voltage is 5V to avoid damage to the development board due to voltage differences!
30
+
31
+
32
+## Clock
33
+
34
+- (i) CLK0 is used as the system working clock and is directly connected to a 50MHz crystal oscillator;
35
+- (ii) CLK1 is used as a reserved clock;
36
+- (iii) CKL2 and CLK3 are user input pins, which are brought out with pin headers for user use;
37
+- PIN44 occupied by reset can be used not only for reset but also as an independent button. Please use it flexibly.
38
+
39
+## schematic
40
+
41
+- please reply to the order email to get
42
+
43
+
8 44
## ref
9 45
10
-- [[EPM570-dat]] - [[DODS044]]
46
+- [[EPM570-dat]] - [[DODS044]] - [[DODS044-dat]]
11 47
12 48
- [[CPLD-dat]] - [[FPGA-dat]]
... ...
\ No newline at end of file
Chip-dat/altera-dat/EPM570-dat/EPM570-dat.md
... ...
@@ -0,0 +1,9 @@
1
+
2
+# EPM570-dat
3
+
4
+
5
+## ref
6
+
7
+- [[EPM570-dat]] - [[DODS044]] - [[DODS044-dat]]
8
+
9
+- [[CPLD-dat]] - [[FPGA-dat]]
... ...
\ No newline at end of file
Tech-dat/MCU-dat/CPLD-dat/2024-11-04-17-50-07.png
... ...
Binary files /dev/null and b/Tech-dat/MCU-dat/CPLD-dat/2024-11-04-17-50-07.png differ
Tech-dat/MCU-dat/CPLD-dat/2024-11-04-17-54-35.png
... ...
Binary files /dev/null and b/Tech-dat/MCU-dat/CPLD-dat/2024-11-04-17-54-35.png differ
Tech-dat/MCU-dat/CPLD-dat/cpld-dat.md
... ...
@@ -5,6 +5,7 @@
5 5
6 6
- [[DODS044-dat]] - [[DODS042-dat]]
7 7
8
+https://www.electrodragon.com/w/Altera_CPLD_EPM240_EPM570_Dev._Board
8 9
9 10
10 11
## programmer
... ...
@@ -13,7 +14,11 @@
13 14
14 15
- [[DPR1077-dat]]
15 16
17
+### JTAG
18
+
19
+![](2024-11-04-17-50-07.png)
16 20
21
+do NOT plug the JTAG cable while powering UP !!
17 22
18 23
## software
19 24
... ...
@@ -39,28 +44,20 @@ XILINX - CPLD
39 44
40 45
### Intel / Altera
41 46
47
+MAXII is the lowest power, lowest cost CPLD ever - quote from altera website
48
+
42 49
* EPM240
43 50
* EPM570
44 51
45 52
https://www.altera.com/products/cpld/max-series/max-ii/overview.html
46 53
47
-#### MAX II
48
-
49
-* EPM240 - 8
50
-* EPM570
54
+![](2024-11-04-17-54-35.png)
51 55
52 56
* EPM3032
53 57
* EPM3064
54 58
55 59
56
-### MAX II
57
-https://www.altera.com/products/cpld/max-series/max-ii/overview.html
58
-
59
-
60
-https://www.electrodragon.com/w/Altera_CPLD_EPM240_EPM570_Dev._Board
61
-
62
-
63
-### Altera
60
+### MAX10
64 61
65 62
* max1010m02
66 63