Chip-dat/74xx-dat/74hct245-dat/74hct245-dat.md
... ...
@@ -2,11 +2,18 @@
2 2
# 74hct245-dat
3 3
4 4
5
-74LVC245A; 74LVCH245A
5
+`74LVC245A`; `74LVCH245A`
6 6
7 7
Octal bus transceiver with direction pin with 5 V tolerant input/outputs (3-state)
8 8
9 9
10
+
11
+`SN74AVC24T245` == 24-Bit Dual-Supply Bus Transceiver with Configurable Voltage Translation And 3-State Outputs
12
+
13
+
14
+- [[74HC245-dat]]
15
+
16
+
10 17
## ref
11 18
12 19
- [[74xx-dat]]
... ...
\ No newline at end of file
Chip-dat/74xx-dat/74xx-dat.md
... ...
@@ -58,9 +58,11 @@ L L
58 58
59 59
- 74HC240
60 60
61
-- [[74HC595]]
61
+- [[74HC595-dat]]
62 62
63
-- [[74HCT245]]
63
+- [[74HCT245-dat]]
64
+
65
+- 74LVC126ABQ == Quad buffer/line driver with 5 V tolerant input/outputs; 3-state
64 66
65 67
- SMD SN74HC74DR SOIC-14 Dual D-type positive-edge triggered flip-flop logic chip
66 68
Tech-dat/memory-dat/flash-dat/flash-dat.md
... ...
@@ -101,6 +101,10 @@ spansion - S29GL-P MirrorBit® Flash Family - S29GL01GP, S29GL512P, S29GL256P, S
101 101
102 102
IC FLASH 32MBIT PARALLEL 48TSOP - SST39VF3202-70-4I-EKE - FLASH Memory IC 32Mbit Parallel 70 ns 48-TSOP
103 103
104
+
105
+S29GL01GS, S29GL512S, S29GL256S, S29GL128S - 128 Mb/256 Mb/512 Mb/1 Gb GL-S MIRRORBIT™ flash Parallel, 3.0 V
106
+
107
+
104 108
## ref
105 109
106 110
## ref
Tech-dat/tech-dat.md
... ...
@@ -59,8 +59,6 @@
59 59
60 60
- [[arduino-ide-dat]] - [[platform.io-dat]]
61 61
62
-- [[logic-dat]] - [[buffer-dat]]
63
-
64 62
- [[ESP-SDK-dat]] - [[esp32-sdk-dat]] - [[esp8266-sdk-dat]]
65 63
66 64
- [[STM32-SDK-dat]]
... ...
@@ -233,7 +231,9 @@
233 231
234 232
## Circuits
235 233
236
-- [[circuits-dat]] - [[LC-circuits-dat]] - [[bias-T-dat]] - [[gain-shaping-dat]] - [[LNA-dat]]
234
+- [[circuits-dat]] - [[LC-circuits-dat]] - [[bias-T-dat]] - [[gain-shaping-dat]] - [[LNA-dat]]
235
+
236
+- [[logic-dat]] - [[buffer-dat]] - [[74xx-dat]]
237 237
238 238
- [[DC-blocking-dat]]
239 239
power-dat/power-dat.md
... ...
@@ -93,11 +93,16 @@ An **Integrated PDB** is a circuit board built **into a drone’s flight control
93 93
94 94
95 95
96
-## Sink and Source DDR Termination Regulator
96
+### Sink and Source DDR Termination Regulator
97 97
98 98
99 99
- [[ti-power-dat]] == TPS51200DRC - TPS51200 Sink and Source DDR Termination Regulator - The TPS51200 device is a sink and source double data rate (DDR) termination regulator specifically designed for low input voltage, low-cost, low-noise systems where space is a key consideration.
100 100
101
+### Power Supply Sequencer
102
+
103
+LM3880-Q1 Three-Rail Simple Power Supply Sequencer
104
+
105
+The LM3880-Q1 simple power supply sequencer offers the easiest method to control powerup sequencing and powerdown sequencing of multiple Independent voltage rails. By staggering the startup sequence, it is possible to avoid latch conditions or large in-rush currents that can affect the reliability of the system.
101 106
102 107
103 108