0e71f3456c035772a16e4adb8dff9318675a4168
BOM-DAT/diode-dat/diode-dat.md
| ... | ... | @@ -178,6 +178,10 @@ For **high-voltage AC** rectification (like 220V/110V mains power supplies): |
| 178 | 178 | |
| 179 | 179 | |
| 180 | 180 | |
| 181 | +## ESD protection |
|
| 182 | + |
|
| 183 | +- [[protection-dat]] |
|
| 184 | + |
|
| 181 | 185 | |
| 182 | 186 | ## ref |
| 183 | 187 |
Chip-dat/MPS-DAT/2025-10-02-19-01-56.png
| ... | ... | Binary files /dev/null and b/Chip-dat/MPS-DAT/2025-10-02-19-01-56.png differ |
Chip-dat/MPS-DAT/MPS-dat.md
| ... | ... | @@ -67,5 +67,11 @@ MPM3610 == 21V Input, 1A Module Synchronous Step-down Converter with Integrated |
| 67 | 67 |  |
| 68 | 68 | |
| 69 | 69 | |
| 70 | +## MP28167 |
|
| 71 | + |
|
| 72 | +2.8V-22V VIN, 3A IOUT, 4-Switch Integrated Buck-Boost Converter with Fixed 5V Output |
|
| 73 | + |
|
| 74 | + |
|
| 75 | + |
|
| 70 | 76 | |
| 71 | 77 | ## ref |
| ... | ... | \ No newline at end of file |
Chip-dat/Microchip-dat/microchip-dat.md
| ... | ... | @@ -24,6 +24,13 @@ Single/Multiple RPM-Based PWM Fan Controller |
| 24 | 24 | - TACH 1 == Tach 1 Input |
| 25 | 25 | |
| 26 | 26 | |
| 27 | +## MCP4017 |
|
| 28 | + |
|
| 29 | +MCP4017 == 7-Bit Single Digital POT in SC70 w/I2C™ |
|
| 30 | + |
|
| 31 | +- [[TI-power-dat]] |
|
| 32 | + |
|
| 33 | + |
|
| 27 | 34 | ## ref |
| 28 | 35 | |
| 29 | 36 | - [[chip-dat]] |
| ... | ... | \ No newline at end of file |
Chip-dat/TI-dat/TI-Power-dat/2025-10-02-19-04-40.png
| ... | ... | Binary files /dev/null and b/Chip-dat/TI-dat/TI-Power-dat/2025-10-02-19-04-40.png differ |
Chip-dat/TI-dat/TI-Power-dat/TI-power-dat.md
| ... | ... | @@ -24,6 +24,15 @@ BQxx |
| 24 | 24 | |
| 25 | 25 | - [[BQ24650-dat]] == Standalone 1-6 cell Buck battery charge controller with solar input and integrated MPPT |
| 26 | 26 | |
| 27 | +## TPS5450 |
|
| 28 | + |
|
| 29 | + |
|
| 30 | +TPS5450 5-A, Wide Input Range, Step-Down Converter |
|
| 31 | + |
|
| 32 | +- [[MCP4017-dat]] - [[microchip-dat]] |
|
| 33 | + |
|
| 34 | + |
|
| 35 | + |
|
| 27 | 36 | |
| 28 | 37 | ## ref |
| 29 | 38 |
Chip-dat/silergy-dat/SY8120-dat/2025-10-02-19-03-16.png
| ... | ... | Binary files /dev/null and b/Chip-dat/silergy-dat/SY8120-dat/2025-10-02-19-03-16.png differ |
Chip-dat/silergy-dat/SY8120-dat/SY8120-dat.md
| ... | ... | @@ -41,6 +41,10 @@ Rl = 0.6V / (Vout - 0.6V) * Rh |
| 41 | 41 | = 0.6V / (4.3V - 0.6V) * 100K = **16.1K** |
| 42 | 42 | |
| 43 | 43 | |
| 44 | +## SCH |
|
| 45 | + |
|
| 46 | + |
|
| 47 | + |
|
| 44 | 48 | ## ref |
| 45 | 49 | |
| 46 | 50 | - [[HDK]] - [[HDK-dat]] |
| ... | ... | \ No newline at end of file |
Circuits-dat/protection-dat/ESD-dat/2025-10-02-18-59-04.png
| ... | ... | Binary files /dev/null and b/Circuits-dat/protection-dat/ESD-dat/2025-10-02-18-59-04.png differ |
Circuits-dat/protection-dat/ESD-dat/ESD-dat.md
| ... | ... | @@ -8,4 +8,34 @@ |
| 8 | 8 | |
| 9 | 9 | - [[ethernet-ESD-dat]] |
| 10 | 10 | |
| 11 | -TPD4EUSB30 |
|
| ... | ... | \ No newline at end of file |
| 0 | +TPD4EUSB30 |
|
| 1 | + |
|
| 2 | + |
|
| 3 | + |
|
| 4 | +## dual diode clamp ESD protectoin |
|
| 5 | + |
|
| 6 | +Two diodes connected in series with a **common node**. |
|
| 7 | + |
|
| 8 | +--- |
|
| 9 | + |
|
| 10 | +## 2. Pin Configuration |
|
| 11 | +If you connect it like: |
|
| 12 | +- One diode goes from **Common → 3.3V** |
|
| 13 | +- Other diode goes from **Common → GND** |
|
| 14 | + |
|
| 15 | +It means: |
|
| 16 | +- **D1**: Cathode at 3.3V, Anode at Common |
|
| 17 | +- **D2**: Anode at GND, Cathode at Common |
|
| 18 | + |
|
| 19 | +So the common pin sits in the **middle** between **0V (GND)** and **3.3V (VCC)**, clamped by diodes. |
|
| 20 | + |
|
| 21 | +--- |
|
| 22 | + |
|
| 23 | +## 3. Purpose of This Setup |
|
| 24 | +This creates a **clamp/protection circuit**: |
|
| 25 | +- If the signal on the **Common pin** rises above **3.3V + Vf (~3.9V)** → the upper diode conducts → clamps to 3.3V rail. |
|
| 26 | +- If the signal falls below **0V – Vf (~–0.7V)** → the lower diode conducts → clamps to GND. |
|
| 27 | + |
|
| 28 | +👉 This is often used as an **ESD protection** or **logic level protection** for sensitive inputs. |
|
| 29 | + |
|
| 30 | + |
|
| ... | ... | \ No newline at end of file |