

# Integrated HV Power MOSFET Quasi-Resonant PWM Controller for Fly-Back Converters

## DESCRIPTION

ETA8056 is a high performance peak current mode PWM controller. It integrates a 1.2 $\Omega$ /650V high reliability and high stability N-channel Power Mosfet. ETA8056 employs Quasi-Resonant and frequency fold-back technique to reduce EMI and improve average efficiency and meets the latest Level VI efficiency standard with enough margins.

ETA8056 is a multi-mode QR/CCM controller. It has burst mode, PFM/PWM mode, constant power (CP) mode and power reduction (PR) mode. In full load conditions, ETA8056 can work in both CCM mode and DCM mode to meet different types of applications. Quasi-Resonant (QR) function works all the time in DCM modes. Its burst mode operation enables low standby power with small output voltage ripple. And it achieves very low standby power, good dynamic response and accurate voltage regulation with an opto-coupler and the secondary side control circuit.

With build-in fast start process, ETA8056 can get output voltage very short rise time even with a big capacitive load. And a soft start circuit keeps output voltage no overshoot at power up.

ETA8056 can be directly used for Quick-Charger Class A or 18W PD solution because of its 7-37V wide VCC operation voltage range.

ETA8056 integrates comprehensive protection. In case of over temperature, input/output over voltage, winding short, current sense resistor short and, output short conditions, it would enter into auto restart if recovering from fault mode. Cycle-by-Cycle current limiting ensures safe operation even during fault mode and recovering.

ETA8056 is for applications up to 18 Watts.


## FEATURES

- ◆ Integrated 1.2 $\Omega$ /650V high voltage N-channel Power Mosfet
- ◆ Constant Power(CP) and Power Reduction(PR) Operation
- ◆ Quasi-Resonant and CCM Operation
- ◆ 7-37V VCC Widely Operation Voltage Range
- ◆ Built-in Adjustable Line Compensation
- ◆ Current Sense Resistor Short Protection
- ◆ Transformer Winding Short Protection
- ◆ Integrates Comprehensive Protection
- ◆ Built-in Soft-Start and Fast-Start Circuit
- ◆ Very Low Standby Power Consumption
- ◆ Complies with DOE VI and CEC V5 Average Efficiency Standards
- ◆ Standard SOP-7 Package

## APPLICATIONS


- ◆ Quick-Charge Adapter
- ◆ USB PD Adaptors
- ◆ Conventional Adapter
- ◆ Replacements for linear transformers and RCC SMPS

## TYPICAL APPLICATION



ORDERING INFORMATION	PART No.	PACKAGE	TOP MARK	Pcs/Reel
	ETA8056S7A	SOP-7	ETA8056 YWW2L	4000

## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS

(Note: Exceeding these limits may damage the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.)

DRAIN to CS	-0.3V to +650V
FB,VD to GND	-0.3V to +6V
VCC, CS to GND	-0.3V to 40V
Maximum Power Dissipation (SOP-7)	1.5W
Operating Temperature Range	-40°C to 105°C
Storage Temperature Range	-55°C to 150°C
Thermal Resistance $\theta_{JC}$ $\theta_{JA}$	
SOP-7	45 75 °C/W
Lead Temperature (Soldering 10Sec)	260°C
ESD HBM (Human Body Mode)	2KV
ESD MM (Machine Mode)	200V

## ELECTRICAL CHARACTERISTICS

( $V_{CC} = 15V$ ,  $T_A = 25^\circ C$ , unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>Supply</b>					
VCC Turn-On Voltage	VCC Rising From 0V	16.5	18	19.5	V
VCC Turn-Off Voltage	VCC Falling after Turn-on	6.5	7.0	7.5	V
VCC Over-Voltage Protection Voltage	VCC Rising From 0V	37	41	43	V
VCC Input Supply Current	Vcc=15V, Before VCC Turn-on		7	14	$\mu A$
	Vcc=25V, After VCC Turn-on, Loading		0.7	1	mA
	Vcc=15V, After VCC Turn-on, No load		0.3	0.4	mA
	Vcc=15V, Fault mode		0.2	0.3	mA
<b>HV Section(DRAIN PIN)</b>					
Power Mosfet Drain-Source Breakdown Voltage	$V_{GS}=0V$ , $I_{DS}=250\mu A$ , $T_j=25^\circ C$	650			V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Power Mosfet Drain-Source on Resistor	$V_{GS}=10V, I_{DS}=2A, T_j=25^{\circ}C$		1.2	1.4	$\Omega$
Power Mosfet Drain-Source Leakage Current	$V_{DS}=650V, V_{GS}=0V, T_j=25^{\circ}C$			1	$\mu A$
Power Mosfet Source-Drain Diode Forward Voltage	$V_{GS}=0V, I_{DS}=4A, T_j=25^{\circ}C$		1.3		V
<b>Feedback</b>					
FB Pull Up Resistor			16		k $\Omega$
Vfb Max Value At CP Mode	Constant Power Mode	4.5	4.85		V
FB Threshold to Stop Switching	$V_{FB\text{OFF}}$	1.75	1.85	1.95	V
FB Threshold to Start Switching	$V_{FB\text{ON}}$	1.8	1.9	2	V
<b>Current Sense</b>					
CS Voltage Limit Threshold		0.91	0.97	1.03	V
CS Leading Edge Blanking Time			300		nS
CS Short Voltage Threshold			0.1	0.125	V
CS Short Detection Waiting Time			2		$\mu S$
CS Open Voltage Threshold		1.5	1.75		V
CS to FB Gain			3		V/V
<b>Oscillator</b>					
Full Load Switching Frequency			75		kHz
Maximum Switching Frequency	$F_{MAX}$	80	85	90	kHz
Switching Frequency Foldback		26	29	32	kHz
<b>Valley Detection</b>					
ZCD Threshold Voltage			150		mV
Valley Detection Time Window	No valley detected force turn-on		3		$\mu s$
VD PR Mode Voltage Threshold	$V_{FB} = V_{FB\text{MAX}}$		1.1		V
VD Over Voltage Threshold		3.0	3.15	3.3	V
VD Under Voltage Threshold	For output short circuit		0.6		V
VD Under Voltage Protection Waiting Time	For output short circuit		6		ms
Input Over Voltage Detection Threshold	$I_{VD}$ , Four cycle delay		2.5		mA
Input Under Voltage Detection Threshold	$I_{VD}$ , Four cycle delay		25		$\mu A$
<b>Other Parameters</b>					
Soft-Start Time			1.6		ms
Over Temperature Protection			135		$^{\circ}C$
OTP Thermal Hysteresis			30		$^{\circ}C$

## PIN DESCRIPTION

PIN #	NAME	DESCRIPTION
1	VD	Valley Detection. Connect this pin to a resistor divider network from the auxiliary winding to ground to detect zero-crossing points for valley turn on operation. Line compensation and line UVLO and OVP all are integrated in VD pin.
2	FB	Feedback Pin. Connect OPTO to ground.
3	VCC	Power Supply. This pin provides bias power for the IC during startup and steady state operation.
4	CS	Current Sense Pin. Connect an external resistor (RCS) between this pin and ground to set peak current limit for the primary switch. The peak current limit is set by $0.97V / RCS$ .
5,6	DRAIN	HV power Mosfet Drain Pin. The DRAIN Pin is connected to the primary lead of the transformer.
8	GND	Ground.

## FUNCTIONAL DESCRIPTIONS

ETA8056 meets the green-power requirement and is intended for the use in those modern switching power suppliers and adaptors which demand higher power efficiency and power-saving. It integrated the most advance features to reduce the external components counts and the size. Its major features are described as below.

### *VCC Under Voltage Lockout (UVLO) and Over Voltage Protection (OVP)*

An UVLO protection is implemented in ETA8056 to detect the voltage on the VCC pin. It would assure the supply voltage enough to turn on the PWM controller and further to drive the external power Mosfet. ETA8056 is implemented an OVP function on Vcc Pin to prevent spike voltage damage IC. An internal 12V clamp circuit is used to protect the gate of power MOSFET for high Vcc, as the max MOSFETs gate's Vgs nowadays are often limited to 30V. ETA8056 Gate clamp circuit also improves EMI performance and system efficiency.

The Vcc UVLO and OVP function is an auto-recovery type protection. If the UVLO/OVP occurs, ETA8056 stops switching and enters hiccup mode. If the UVLO/OVP condition is removed, the Vcc will restart and get back to normal level and the output will automatically return to the normal operation.

### *Startup*

During startup, the VCC is lower than UVLO threshold and not high enough to turn on the MOSFET. The Vcc capacitor C<sub>vcc</sub> is charged by AC Line through R<sub>start</sub>. The startup current of ETA8056 is designed to be very low so that Vcc could be charged to Vcc<sub>on</sub> threshold level easily and the device starts up quickly. The Vcc is refreshed by the energy from the auxiliary winding of the transformer every cycle. Carefully selecting the value of R<sub>start</sub> and C<sub>vcc</sub> will optimize the power consumption and startup time. For a typical AC/DC adaptor with universal input range design, two 1M $\Omega$ , 1/8 W startup resistors could be used together with a VCC capacitor (4.7 $\mu$ F) to yield a fast startup and low power dissipation. During startup period, the IC begins to operate with internal soft start circuit which uses minimum I<sub>pk</sub> to minimize the switching stresses for the main switch, secondary output diode and transformers. After about 1.6mS, the IC operates at maximum driver output to achieve fast output voltage rise time. When V<sub>out</sub> reaches about 80% V<sub>out</sub>, the IC operates with a 'soft-landing' mode (decrease I<sub>ppk</sub>) to avoid output voltage overshoot.

### Constant Voltage (CV) Mode Operation

In constant voltage operation, the ETA8056 regulates its output voltage through secondary side control circuit. The output voltage information is sensed at FB pin through OPTO coupling. When the secondary output voltage is above regulation, the TL431 increases OPTO's I-N current to cause the error amplifier output voltage decreases to reduce the switch current. When the secondary output voltage is below regulation, the TL431 decreases OPTO's I-N current to cause the error amplifier output voltage increases, making the switch current increase to bring the secondary output back to regulation. The output regulation voltage is determined by the following equations:

$$V_{o\_CV} = V_{REF\_TL431} \times \left(1 + \frac{R_{F1}}{R_{F2}}\right)$$


Where  $R_{F1}$  and  $R_{F2}$  are top and bottom feedback resistors of the TL431.

### Constant Power (CP) Mode and Power Reduction (PR) Mode Operation

When FB exceed typical value 4V, ETA8056 enter into constant power mode. In constant mode, ETA8056 will work at maximum CS value and maximum switching frequency, the power will keep constant maximum power over line and output voltage. Actually the constant power varies a bit due to system duty and efficiency variation. Vvd voltage is proportional to output voltage during the freewheeling period, so VD voltage is dropped follows the drop of the output voltage, When VD voltage is dropped to lower than 1.1V, the IC will operate in decrease power mode, the switching frequency will decrease from Fmax to Fmin until VD pin voltage is lower than 0.6V, and the controller will enter into hiccup mode.

### Valley Switching


ETA8056 employed valley switching from no load to heavy load to reduce switching loss and EMI when system is in discontinuous mode operation. After the switch is turned off, the ringing voltage from primary inductance and parasitic capacitance on MOSFET source pin is coupled by auxiliary winding and applied to the VD pin through feedback network Rvd1, Rvd2. Internally, the VD pin is connected to a zero-crossing detector to generate the switch turn on signal when the conditions are met.



## Frequency Foldback


ETA8056 is a multi-mode QR/CCM controller, the operation mode is according to FB pin and VD pin voltage. When the output load is light ( $V_{fb} < V_{fb\_burst}$ ), the controller is operates in burst mode. As the output load is increased ( $V_{fb} > V_{fb\_burst}$ ), the IC enter into green mode smoothly (PFM/PWM). In this mode, the switching frequency will start to linearly from  $F_{min}$  to  $F_{max}$ . And then the output load is increased to maximum load ( $V_{fb} = V_{fb\_max}, V_{vd} > 1.1V$ ), the controller will enter into constant power mode (CP Mode). In this mode, the switching frequency and CS voltage are fixed at maximum value, so output voltage is dropped and output current is increased, then  $V_{vd}$  voltage is dropped follows with output voltage. When VD voltage is dropped to lower than 1.1V, the IC will operate in power reduction mode (PR Mode), the switching frequency will decrease from  $F_{max}$  to  $F_{min}$  until VD pin voltage is lower than 0.6V, and then the controller will enter into hiccup mode.

The switching frequency will follow the following foldback format as below for both low line and high line to achieve the best efficiency level.



## Burst Mode In No Load

In standby mode, the feedback voltage oscillates between  $V_{FBON}$  and  $V_{FBOFF}$ . When  $V_{fb}$  decreases to  $V_{FBOFF}$ , ETA8056 stops switching. Then FB voltage will increases as  $V_{out}$  decrease gradually. When FB voltage reaches  $V_{FBON}$ , ETA8056 starts switching again. As  $V_{out}$  increase, Feedback voltage drops again and output voltage starts to bounds back and forth with very small output ripple because of very small delta voltage value of  $V_{FBON} - V_{FBOFF}$ . ETA8056 leaves burst mode when load is heavy enough to keep feedback voltage above  $V_{FBON}$ .



## Primary Inductor Current Limit Compensation

The ETA8056 integrates a primary inductor peak current limit compensation circuit to achieve constant maximum power over wide line voltage. The compensation rate can be adjustable by the parallel resistor value of Rvd1 and Rvd2, the bigger the resistor, the smaller the compensation is.


## Slope Compensation

In the conventional application, the sub-harmonic oscillation is very severe in the current mode control when it operates in higher than 50% of the duty-cycle. ETA8056 has integrated fix slope compensation circuit inside.

## Fault Protection

ETA8056 will enter into auto-restart mode to protect system when any fault is triggered. During startup, the detection of protection is inhibited for a period. After this period, miscellaneous protection is enabled. If there is no any protection triggered, the IC will startup normally, otherwise the IC will enter into protection mode. And normal operation proceeds once the failure mode is removed.

ETA8056 has implemented a startup delay time control to reduce the power loss during fault mode, the startup delay time increases over line voltage. The Vcc operation curve is as below:




ETA8056 has integrated comprehensive fault protection which is listed in following table:

Protection Function	Failure Condition
Vcc OVP	Vcc>39V delay four switching cycles
Vcc UVLO	Vcc<7.0V delay four switching cycles
Vo OVP	Vvd>3.2V for four switching cycles
Line OVP	lvd>2.5mA for four switching cycles
Line UVLO	lvd<25uA for four switching cycles
Output Short (OSP)	Vvd<0.6V after 4 switching cycles after startup
Rcs Short	Vcs<0.1V after turn on 1uS
Rcs Open/ Primary Winding short/Output Schotkky short	Vcs>1.75V after turn on blanking time
Over Temperature (OTP)	Tdie_IC>135°C

## APPLICATION INFORMATION

### Schematic

Reference Application Circuit --- 18W (12V1.5A/9V2A/5V3A) PD adaptor:




### Bill of Materials

Item	Reference	Description	QTY	Manufacturer
1	U1	AC/DC PWM IC, ETA8056.SOP-7	1	ETA
2	U2	OPTO, EL817A,CTR:100~200%,DIP-4,	1	Ever-Light
3	U3	Ref IC, TL432A,Vref=1.25V,0.5%, SOT23	1	SK
4	U4	SR IC, ETA80010,10mohm/100V,SOP8	1	ETA
5	U5	PD interface IC, ETA7913ABC.SSOP16	1	ETA
6	F1	Fuse,1A/250V	1	Xcfuse
7	LF1	CM Inductor, 1KΩ, 3A,7x6x3.8mm, PCAQ7060MW-102	1	PROD(谱罗德)
8	L1	DM Inductor, 1mH, DR6*8, 100mΩ, 744801911	1	Wurth
9	CY1	Safety Y1,Capacitor,1000pF/400V,Dip	1	Wurth
10	BD1	KBP207,800V/2.0A,SOP4	1	PANJIT
11	C1.C1A	Capacitor, Electrolytic,15uF/400V,	2	Wurth
12	C5.C6	Capacitor, Aluminum Electrolytic,470uF/16V,	2	Wurth
13	Q2.Q3	P-Mosfet Transistor, JSTL2307,SOT23	2	JESTE
14	P1	Standard Type C USB connector. 632723100011	1	Wurth
15	P2	Vercial standard USB A connector. 692121430000	1	Wurth
16	T1	High Frequency Transformer, Lp=0.8mH, EE16+, Vertical	1	Fuzhou SY
17	D5	Fast Recovery Rectifier, RS1M,1000V/1.0A, RMA	1	MDD
18	D6	Fast Recovery Rectifier, FR107,1000V/1.0A, SOD-123F	1	MDD
19	D8	Schottky Diode Rectifier, MBR2100,100V/2A, Low Vf,	1	Good-ark
20	C2	Capacitor, Ceramic, 10pF/25V, 0603,SMD	1	Wurth
21	C3	Capacitor, Ceramic, 1nF/500V, 1206,SMD	1	Wurth
22	C4	Capacitor, Electrolytic,10uF/50V, 5x11mm	1	Wurth
23	C7	Capacitor, Ceramic, 1nF/25V, 0603,SMD	1	Wurth
24	C8	Capacitor, Ceramic, 1nF/100V, 0805,SMD	1	Wurth
25	C9	Capacitor, Ceramic,0.47uF/25V, 0603,SMD	1	Wurth
26	C13,16,21,27	Capacitor, Ceramic, 1uF/25V, 0603,SMD	4	Wurth
27	R1	Chip Resistor, 22 ohm, 0603, 5%	1	UniOhm


28	R2	Chip Resistor, 51 ohm, 1206, 5%	1	UniOhm
29	R3,R3A	Carbon Resistor, 510k ohm, 1206, 5%	1	UniOhm
29	R4	Chip Resistor, 10 ohm, 0805, 5%	1	UniOhm
30	R5	Chip Resistor, 43K ohm, 0603, 1%	1	UniOhm
31	R6	Chip Resistor, 3.9K ohm, 0603, 1%	1	UniOhm
32	R7,8	Chip Resistor, 1M ohm, 0805, 5%	2	UniOhm
33	R9,9A	Chip Resistor, 2.4 ohm, 1206, 1%	2	UniOhm
34	R11	Chip Resistor, 1.1k ohm, 0603, 5%	1	UniOhm
35	R12	Chip Resistor, 3.3k ohm, 0603, 5%	1	UniOhm
36	R13	Chip Resistor, 22 ohm, 1206, 5%	1	UniOhm
37	R14	Chip Resistor, 10k ohm, 0603, 5%	1	UniOhm
38	R15	Chip Resistor, 100k ohm, 0603, 1%	1	UniOhm
39	R16	Chip Resistor, 33k ohm, 0603, 1%	1	UniOhm
40	R31,R33	Chip Resistor, 47k ohm, 0603, 5%	2	UniOhm
41	R32,R34	Chip Resistor, 7.5k ohm, 0603, 5%	2	UniOhm
42	PCB1	FR-4, Double-sided Board, W*L*H=44mm*41mm*1mm	1	JDBPCB
43	PCB2	FR-4, Double-sided Board, W*L*H=17m*15mm*1 mm	1	JDBPCB

### PCB GUIDELINES




Good PCB layout is respectively to optimize IC and system performance. There are two main power path loops as above picture yellow wire. One is formed by  $C_{HV}$ , primary winding, ETA8056 power mosfet transistor and current sense resistor ( $R_{cs}$ ). The other is secondary winding, rectifier  $D_{out}$  and output capacitors ( $Co1/Co2$ ). The third small current path loop (Blue wire) is formed by auxiliary winding, rectifier  $D_{aux}$ , filter resistor ( $R_{aux}$ ) and decoupling capacitors ( $C_{vcc}$ ). Keep these loop areas as small as possible. Originated from the bulk capacitor ( $C_{HV}$ ) ground, connecting high current ground returns and the ETA8056 signal GND PIN. Ground of detection resistor ( $R_{vd1}/R_{vd2}$ ), OPTO(U2B), denoising capacitor  $C_{FB}$  should directly connect to the ETA8056 ground(Red wire). Connecting the input capacitor ( $C_{HV}$ ) ground lead, decoupling capacitors ( $C_{vcc}$ ) returns, and the ETA8056 GND pin to a single point (ETA8056 star ground configuration).

## BLOCK DIAGRAM



## PACKAGE OUTLINE

Package: SOP-7



COMMON DIMENSION (MM)			
PKG	SOT7-7L		
REF.	MIN.	NOM.	MAX
A	1.35	1.55	1.75
A1	0.10	-	0.25
A2	1.25	-	1.50
b	0.35	-	0.50
c	0.19	-	0.25
D	4.80	4.90	5.00
E1	3.80	3.90	4.00
E	5.80	6.00	6.20
e	1.27BSC		
L	0.40		1.00
h	0.25		0.50
θ	0°	-	7°
θ1	5°	-	15°
θ2	2°	7°	12°